Effect of Nanoparticle and Acoustic Assisted Spalling on III-V Thin Film Photovoltaic Device Characteristics by Smith, David
Rochester Institute of Technology 
RIT Scholar Works 
Theses 
7-16-2021 
Effect of Nanoparticle and Acoustic Assisted Spalling on III-V Thin 
Film Photovoltaic Device Characteristics 
David Smith 
dts9480@rit.edu 
Follow this and additional works at: https://scholarworks.rit.edu/theses 
Recommended Citation 
Smith, David, "Effect of Nanoparticle and Acoustic Assisted Spalling on III-V Thin Film Photovoltaic Device 
Characteristics" (2021). Thesis. Rochester Institute of Technology. Accessed from 
This Thesis is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in 





Effect of Nanoparticle and Acoustic Assisted Spalling on 
III-V Thin Film Photovoltaic Device Characteristics 
By 
David Smith 
A Thesis Submitted in Partial Fulfillment of the Requirements for the 
Degree of Master of Science in Physics 
 
School of Physics and Astronomy 
College of Science 
 
Rochester Institute of Technology 
Rochester, NY 





Committee Approval:  
 
______________________________________________________________________________ 
Seth Hubbard            Date  
Professor School of Physics and Astronomy, College of Science 
Program Faculty, School of Chemistry and Materials Science, Director of Compound 
Semiconductor Enterprise Center, Director of NanoPower Research Laboratories, Advisor 
 
______________________________________________________________________________ 
Michael Pierce           Date  
Associate Professor School of Physics and Astronomy, College of Science 
Program Faculty, School of Chemistry and Materials Science, Committee Member 
 
______________________________________________________________________________ 
Santosh Kurinec           Date  
Professor Department of Electrical and Microelectronic Engineering, Kate Gleason College of 
Engineering. Program Faculty, School of Physics and Astronomy, Committee Member 
 
______________________________________________________________________________ 
Pratik Dholabhai           Date  
Assistant Professor School of Physics and Astronomy, College of Science 





A thank you to many people who without their help, this work could not have happened: 
 Dr. Seth Hubbard 
 Members of my committee: Dr. Michael Pierce, Dr. Santosh Kurinec, Dr. Pratik Dholabhai 
 Dr. Stephen Polly 
 Dr. Mariana Bertoni  
 NPRL Ph.D candidates: Emily Kessler-Lewis, Julia D’Rozario, and Anastasiia Fedorenko 
 NPRL MS candidate Brandon Bogner 









Thin film III-V photovoltaics (PV) are a high efficiency, low weight alternative to silicon.  
However, high costs make practical use cases limited to weight specific applications.  These high 
costs are largely contained in material costs and especially thick substrates used as seed and handle 
layers for devices grown atop them.  Removal and reuse of the substrates post device growth leads 
to a significant reduction in the material cost to make these devices.  Acoustic assisted spalling 
(Sonic Wafering) is a low-cost substrate removal method that has the potential to significantly 
reduce costs related to the fabrication of III-V PVs.  This thesis outlines design considerations and 
material characterization comparison of III-V devices made conventionally without substrate 
removal with those made using acoustic assisted spalling.  The viability of SiOx nanoparticles as 
a release assist layer is also investigated.  This investigation was in collaboration with researchers 
at Arizona State University (ASU), researchers at the National Renewable Energy Laboratory 
(NREL), and in conjunction with Crystal Sonic, all sponsored by the DOE under grant number 
DE-FOA-0002064.  3-4% surface coverage of nanoparticles prior to test structure overgrowth 
leads to small decreases in photoluminescence (80% of control) whereas 30% surface coverage 
drastically decreases photoluminescence (<0.1% of control).  GaAs solar cells removed from their 
substrates using this acoustic assisted spalling method have measured similar Light IV 
characteristics (<0.5% efficiency standard deviation) and quantum efficiency (2% integrated Jsc 
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  III-V semiconductor materials, which are semiconductor materials containing 
elements from the III and V columns of the periodic table of elements, offer many advantages over 
silicon in terms of efficiency and application specific uses.  In the case of photovoltaics, III-V 
materials currently hold many of the world records for highest efficiency solar cells [1]. III-V 
semiconductors used for photovoltaics can be engineered to have tunable band gaps to allow for 
greater design optimization which ultimately lead to high efficiency, low weight, and thin film 
applications.  However, due to high material costs, III-Vs are limited to applications where the 
above mentioned factors outweigh the importance of price.  The goal of spalling is to reduce the 
cost of III-V semiconductors associated with material costs, particularly the costs associated with 
substrate removal and re-use.   
The purpose of this investigation is to determine how spalling affects key properties of III-
V semiconductor devices, particularly for that of solar cells.  Spalling is a process via which 
devices grown epitaxially atop a substrate can be removed from that substrate without any cutting.  
This method has been proven to work previously in silicon and III-Vs but not via the “sonic 
wafering method”.  Sonic wafering is a technology that was developed by researchers at Arizona 
State University (ASU) in collaboration with Crystal Sonic, a company that currently is 
researching the method’s viability, and uses ultrasound in addition to the deposition of a stressor 






1.2 Efficiency Considerations 
Silicon photovoltaics need to be much thicker than III-V materials to absorb all the useable 
energy from the sun.  This is because silicon is an indirect band gap material, meaning that an 
additional momentum shift is required for an incident photon to promote an electron from the 
valence band to the conduction band.  With direct band gap materials, like GaAs, this additional 
momentum shift is not required and subsequently the device thickness can be reduced drastically.  
Silicon solar cells range from 100-500 µm in thickness whereas single junction GaAs solar cells 
only need to be ~5 µm thick, a reduction of 20 to 100 times.  This significantly reduces the weight 
of the cell and, in the case of substrate removal, makes it possible to have a flexible device. 
 The energy created by photovoltaics is produced when an electron absorbs a photon 
causing it to increase in energy and move from the valence band to the conduction band, leaving 
behind a hole.  The amount of energy required for this electron to move from the valence band into 
the conduction band is specific to each semiconductor material and is known as the material’s band 
gap.  For GaAs, this amount of energy is ~1.42 eV at 300K [2].  The Planck-Einstein relation in 
Equation 1 gives the relationship of this energy to a wavelength of light.  In the case of GaAs this 





 Equation 1 
 
Photons with energies higher than this band gap may be absorbed but the extra energy above the 
band gap is quickly lost as thermal energy in the material.  Photons with energies lower than this 




energy.  The losses due to these two mechanisms are known as thermalization losses, and below 
band gap losses.  Energy losses of these types are depicted in Figure 1.   
 
Figure 1 Primary energy loss mechanisms in photovoltaics [9].  Left: AM1.5 spectrum in gray overlaid 
with silicon convertible energy spectrum in red. Right: Image showing thermalization loss in blue (left 
arrows), direct bandgap in green (center arrows), and transmission loss in red (right arrows). 
 One method to mitigate above and below bandgap losses is to stack solar cells with 
different bandgaps to collect the energy above and below the cell with a single band gap.  Figure 
2 shows what portions of the sun’s spectrum are available for power production with the use of a 
single solar cell with three PN junctions.  The top junction is InGaP.  Due to its higher bandgap 
than that of GaAs of ~1.90 eV[3], the energy above the GaAs bandgap that would normally be 
wasted in thermalization is better used by the InGaP cell.  This is placed on top due to shorter 
wavelengths of light not penetrating as deeply as longer wavelengths of light.  The middle junction 
will be GaAs and can absorb photons that are below the InGaP bandgap which would otherwise 
not be able to be converted to electrical energy via the InGaP junction.  Finally, the bottom junction 
is Ge.  This has a lower bandgap than either InGaP or GaAs at an energy of ~0.66 eV[4] and can 
therefore utilize photons of energy below the bandgaps of both InGaP and GaAs.  This junction is 





Figure 2 depiction of energy available to a triple junction solar cell with InGaP as the top cell, GaAs as 
the middle cell, and Ge as the bottom cell. Figure credit to Dr. Seth Hubbard’s research group. 
  Figure 3 contains two heat maps relating to the ultimate efficiency of a device as a 
function of two and three band gaps[5].  The horizontal axis for the top graph is for the bottom 
junction in a two-junction device and the vertical axis shows the bandgap for the top junction under 
an AM1.5g illumination at 25ºC.  There are multiple peaks available indicating that many different 
combinations of bandgaps are useful for attaining greater efficiencies.  The chart on the bottom 
depicts the increased potential efficiency when using 3 bandgaps.  The upshot is that as more 
bandgaps are added, the potential for ultimate efficiency increases. 




































Figure 3 Top: efficiency heat map of a solar cell as a function of 2 band gaps.  Bottom: efficiency of a 
solar cell as a function of 3 bandgaps.  Dark red regions highlighted in interior of graphs show efficiency 
peaks. [5] 
The ability to tune bandgaps to the desired values according to the discussion above 




accomplish this by means of creating alloyed materials, the bandgaps of which are tunable.  
Figure 4 shows the bandgaps and lattice constants of various semiconductors.  The lattice 
constant is the interatomic spacing for materials.  This is important for combining materials 
because even slight differences in lattice constant can lead to crystal defects which reduce 
device performance and quality primarily through the introduction of trap states which 
reduce minority carrier lifetime.  The linkages between points on this graph represent a 
graded composition of the alloys connected via the linkages and the resulting bandgap and 
lattice constant.  The dots highlighted in red, green, and blue, represent the materials used 
in the device discussed in Figure 2.  All of the materials shown in this chart with the 
exception of Si are III-Vs. 
 
Figure 4 Chart depicting the bandgap vs lattice constant for various semiconductors.  points linked by 
lines indicate the properties of graded compositions of the alloys linked along those lines.[34] 























































 Figure 5 shows all the highest efficiency research solar cells made to date.  The top of the 
chart is dominated by multijunction cells seen in purple.  Most if not all the multijunction cells 
shown in this chart use III-Vs in their design.  The highest efficiency three junction 
InGaP/GaAs/InGaAs solar cell non-concentrated made by sharp has an efficiency of 37.9% [6].  
The highest efficiency two junction GaInP/GaAs solar cell non-concentrated made by NREL has 
an efficiency of 32.9% [7].  The highest efficiency crystalline Si solar cell non-concentrated made 
by Kaneka has an efficiency of 26.6% [8].  For terrestrial applications however the cost of these 
higher efficiency alternatives when compared with other devices including silicon is prohibitive.  
A large portion of the cost of III-V solar cells is contained in the cost of the materials used.  The 
next section will discuss how these material costs can potentially be reduced, improving the 
economics of III-V solar cells. 
 
Figure 5 Best research solar cell efficiencies with efficiencies attained and in what year. Figure taken 




1.3 Substrate Cost and Reuse Methods 
 The main drawback to III-V materials for use as photovoltaics is their increased cost when 
compared with other photovoltaics.  The reduction of this cost is paramount for increasing the 
viability of III-Vs not only terrestrially but for space and other applications as well.  Figure 6 is a 
bar graph depicting the overall cost to produce III-V PVs at a production of 200kW/year with a 
breakdown of cost analysis in cost per watt produced [12].  Highlighted in the left most column is 
the cost related to unpacking and cleaning the substrate when first received.  Much of this cost, 
highlighted in orange as the bottom section of the leftmost column, is material cost.  Reuse of the 
substrate via spalling for subsequent growths can significantly reduce the cost related to this 
column.   
 Figure 7 shows how the price for production decreases significantly when substrates are 
reused for subsequent growths [12].  This bar chart is for production of single junction GaAs solar 
cells with 28% efficiency.  The first column in the graph represents the cost to unpack and clean 
the GaAs substrate and the second column is Chemical Mechanical Polishing (CMP), the cost of 
processing to make the substrate reusable for subsequent growths.  Epitaxial Lift Off (ELO) is a 
method via which the device is removed from the substrate that has low throughput but good 





Figure 6 Base cost of production for a 33% cell efficiency triple junction lattice matched solar cell at a 
production size of 200kW/year.  No substrate reuse [12] 
 
Figure 7 Cost of production for single junction GaAs solar cells with 5 reuses of the substrate for growth 
[12] 
 Figure 8 shows for many reuses of the substrate the potential cost reduction for 
manufacturing III-V PVs [12].  The ultimate cost reduction is asymptotic as number of reuses 




a substrate removal and reuse method can potentially be used to reduce the total need for CMP 
ultimately lowering its overall cost when compared with other substrate removal methods.   
 
Figure 8 Cost reduction of cell production as a function of number of substrate reuses and cost for 
chemical mechanical polishing (CMP) [12] 
 There are various methods which have been investigated in the past for the removal of 
semiconductor devices from their substrates.  A few of the most common methods include smart 
cut, epitaxially lift off, and conventional spalling.  All these methods have pros and cons related 
to them and each of them will be discussed further now. 
 Smart cut is a method that was developed in the 1990s as a method for silicon on insulator 
technology [13].  The process is as follows: with two wafers, wafer A and wafer B, a device is 
fabricated on top of wafer A.  Hydrogen implantation then embeds hydrogen ions beneath the 
device layers in wafer A.  Wafer A is then bonded to wafer B with the device side in the center.  
The combination of both wafers is then heated to between 400-600ºC to expand the Hydrogen ions 
in Wafer A and remove the device layers from it.  These device layers are now bonded to wafer B.  
Wafer B with the device layers initially on Wafer A are then heated further to 1100ºC to strengthen 




 Due to the inherently high roughness of the surfaces created during this process, additional 
CMP is required for both the device side and the substrate side of wafer A for it to be reusable for 
subsequent growth.  Spalling reduces the potential need for this CMP further decreasing the 
potential cost savings.  The high temperature steps for bonding and annealing required by smart 
cut also decrease throughput and potentially increase manufacturing costs.   
 
Figure 9 depiction of the smart cut process. [13] 
 Another method by which substrate removal and reuse can be accomplished is known as 
epitaxial lift off (ELO).  This method operates via the introduction of a sacrificial layer that is 




the device layers from the substrate layers.  Epitaxial lift off as a method for substrate reuse creates 
surfaces with very low roughness values reducing the need for CMP between subsequent re-
growths.  However, throughput is limited by slow lateral etch rates potentially on the order of 8 
hours for processing [38].  Spalling occurs in a matter of moments on the order of seconds or less, 
far increasing potential throughput when compared with ELO.  
 
Figure 10 Depiction of epitaxial lift-off process.  A sacrificial layer is grown prior to growth of a device 
layer which can be selectivlely etched away later to remove the device from the substrate [38].  
1.4 Spalling and Sonic Lift-Off (SLO) 
 Spalling as a method for device removal from substrate is a more recent innovation of the 
21st century [32].  Traditional spalling was tested on silicon devices and uses the deposition of a 
stressor layer which is annealed at high temperature [32].  When this stressor layer annealed to 
device layers is cooled it introduces stress which through initiation from a crack or by peeling, 
spontaneously spalls.  The depth of the spall is controlled by the thickness and thermal expansion 






Figure 11 Diagram of traditional spalling process.  a: deposition of a stressor layer atop a substrate. b: 
cooling of device substrate bi-layer introduces stress into system. c: stress causes crack propagation 
through substrate.  d: stressor layer is removed. [32] 
 In a paper by H. Park et al. [25] spalling of single crystal silicon using a nickel film as a 
stressor layer and a polyimide tape as a handling layer.  By applying a force to the tape or handling 
layer, a crack is formed which propagates parallel to the surface of the stressor layer in the device.  
Researchers using this technique developed an analytical model for spalling silicon that accurately 
predicted spall depth based on the strain energy from the stressor layer and the crystal binding 
energy of the silicon (100) plane [25].  Using this model the researchers were able to predict spall 
depth in the silicon for two experiments to within 10 and 80 nm of actual values and also achieved 





Figure 12 Figures taken from H. Park et al.  Top: Si substrate and release layer still connected.  Bottom: 
silicon substrate and release layer separated. 
According to research done by S. W. Bedell et al. [20], InGaAs solar cells grown atop a 
germanium substrate which were then spalled in a manner similar to the methods used by H. Park 





Figure 13 IV characteristics of InGaAs solar cells, spalled and non-spalled (bulk) taken from S. W. Bedell 
et al. These are under AM1.5 1 sun standard conditions. [20] 
Due to the spontaneous nature of traditional spalling, sonic wafering is a potential 
alternative which reduces the spontaneity of the spall and allows for greater control of the spall 
crack front.  In sonic wafering, the stressor layer is applied such that it is below the critical point 
for the material to begin cracking.  Ultrasonic waves are then applied to the material causing the 
total stress to exceed the critical point.  These waves can be modulated to control the speed at 
which the crack front propagates allowing for greater control of the spall and therefore greater 
repeatability and lower surface roughness post spall. 
In a paper published by S. W. Bedel et al. [20] researchers showed that spontaneous 
spalling of (100) GaAs lead to faceting along the {110} planes.  This faceting occurs because the 
lowest energy cleavage planes for GaAs are along the <110> directions.  This faceting was 




goal of sonic wafering is to reduce surface non-homogeneities including faceting that occurs in 
(100) GaAs.   
Figure 14 shows in a simple flow diagram how sonic wafering could be used to remove 
device layers or epilayer from a substrate.  First, an optional sub-monolayer deposition of 
nanoparticles could be deposited atop the substrate to create a weak layer preferable for the spall 
to propagate while still allowing for epitaxial registry around the nanoparticles.  Next a stressor 
layer is deposited such that it does not exceed the critical point of the material to be spalled.  
Ultrasound is then used to propagate a crack through the substrate, nanoparticle, epilayer stack.  






Figure 14 Simplified Sonic Wafer process flow.  Optional initial deposition of nanoparticles to improve 
spall repeatability, stressor layer deposition, sonic lift off, stressor layer, completed sonic wafering. 
Figure 15 shows an example of spalling performed by Crystal Sonic using Sonic Wafering.  
The top left image in the figure shows the height variation of a sample spalled via spontaneous 
spalling and the top right image shows the height variation of a sample spalled using Sonic 
Wafering.  The bottom graph in the figure shows the decrease in the overall height variation 





Figure 15 Effect of Sonic Wafering on spall uniformity.  Top left: height variation across sample using 
spontaneous spalling.  Top right: height variation using sonic wafering.  Bottom left: histogram 
comparison of height variation between methods  
1.5 Organization of Work 
 In the following sections of this thesis the effect of sonic wafering and nanoparticle release 
layers on III-V semiconductor key material properties is discussed.  Measurements of 
photoluminescence, atomic force microscopy, scanning electron microscopy, profilometry, light 
IV, quantum efficiency, and high resolution x-ray diffraction are examined in chapters 2 and 4.  
Etch testing including etch rate tests and etching as a means for surface preparation are also 
discussed.  The fabrication process of solar cells is discussed in chapter 3.  The testing and the 




2.1 Atomic Force Microscopy 
 Investigation of the surface of materials using atomic force microscopy helps identify on 
the microscopic level the effect of SiOx nanoparticles on material quality and growth.  Images 
presented below illustrate the effects of the nanoparticles on the roughness of sample surfaces 
before and after epitaxial growth.  The surface roughness of a substrate before growth has a direct 
correlation to the quality of material grown atop it as demonstrated in the discrepancies in PL 
intensity between overgrowths with and without NPs as discussed in Section 2.2.   
Researchers at Arizona State University deposit these nanoparticles using a process 
depicted in Figure 16.  Air and SiH4 (silane) are used as precursor gases to form the SiOx 
nanoparticles.  These nanoparticles are sprayed through an aerosol gas jet into a vacuum chamber 
inside which a chuck with a substrate atop is translated beneath.  By varying the translation rate of 
the chuck inside the vacuum chamber the percent coverage of the nanoparticles was able to be 





Figure 16 Depiction of apparatus via which SiOx nanoparticles are deposited[18]. 
A GaAs substrate sent to ASU from RIT had NPs deposited on it in a surface coverage of 
3-4%.  This sample was then sent back to RIT for testing.  An attempt to directly image these 
nanoparticles via AFM is depicted in Figure 17.   This image was analyzed using SPIP software 
to attempt to corroborate the reported particle sizes of 3-5 nm radius by the researchers at ASU 
and surface coverage of approximately 3-4%.  Having set the threshold for detection to 4 nm, the 
average particle size found by the software had a radius of 3.5 nm, within the size limits reported 
by ASU.  The particle coverage of the same SPIP analysis revealed that surface coverage was 
approximately 2.3%, marginally less than that reported by ASU.  This may be due to the small 





Figure 17 AFM image of NPs analyzed using SPIP software.  Particles are counted if larger than 4 nm in 
height.  Average particle size using this method was ~3.5 nm radius. 
 
 Figure 19 is AFM images of the comparison of the surface of a (001) 2º offcut towards 
(110) GaAs epi-ready substrate with a 30% surface coverage of nanoparticles in the right image 
and with no nanoparticles in the left image.  Both images image an area on the sample 1x1 µm in 
size.  The deposition of the nanoparticles increased the roughness of the surface of the epi-ready 
substrate from Root Mean Square (RMS): 0.516 nm, a roughness typical of epi-ready wafers of 




nanoparticles prior to overgrowth lead to a significant decrease in the PL of overgrowth PL test 
structures, indicating that this high of a percent coverage of nanoparticles is unlikely to produce 
quality material growths atop.  The purpose of the investigation of deposition of these 
nanoparticles before overgrowth was to see if they would assist in removing the overgrowth from 
the substrate via spalling by creating a thin weak layer which the spall crack front would propagate 
through.   
 Researchers at crystal sonic showed that spall depth using the sonic wafering method was 
influenced by the presence of a high percent coverage of NPs prior to overgrowth.  Figure 18 
shows the propensity for spall depth to target NP layers.  The vertical axis shows counts as a 
function of spall depth on the horizontal axis.  The depth at which the NPs were placed was much 
more common than other depths and much tighter of a distribution overall than spall depth of the 






Figure 18 Effect of nanoparticle coverage prior to overgrowth on spall depth.  Red data is with 50% NP 








 Due to poor PL intensities which were measured after growth over 30% NP GaAs 
substrates, different surface preparation techniques were tested to see if growth quality could be 
improved as measured by PL test structures.  The results of these surface preparation techniques 
are discussed in the above section 2.2 where it was found that a large percent coverage of 
nanoparticles significantly reduces growth quality as measured by PL.  Figure 20 is a comparison 
of AFM taken for a GaAs substrate that had been prepared with a 30% coverage of NPs. Both 
images image an area on the sample 10x10 µm in size.   The left image shows the nanoparticles 
before a 1:10 HCl:H2O chemistry dip and the right image shows the same sample after this surface 
preparation.  As can be seen the NPs remain adhered to the surface despite the surface preparation, 
indicating that this technique is a viable method for surface preparation prior to overgrowth which, 
in the case of lower % NP coverage, can lead to improved overgrowth quality as discussed in 
section 2.2 
 
Figure 20 Left: GaAs substrate with 30% SiOx nanoparticle coverage.  Right: GaAs substrate with 30% 





 Figure 21 depicts the difference in surface overgrowth quality for 30% NP coverage.  The 
image on the left is a control sample and the image on the right is a sample with 30% NP coverage 
prior to overgrowth.  Both samples were initially GaAs epi ready substrates, atop one of which a 
30% NP coverage was deposited and both had the same overgrowth grown on them at the same 
time in an MOCVD reactor.   
MOCVD stands for Metal Organic Chemical Vapor Deposition.  An MOCVD reactor is a 
tool that is used to create thin films epitaxially.  By combining precursor gases above a substrate 
these gases react at the surface to deposit crystalline structures while gaseous waste products are 
exhausted.  An example reaction is Ga(CH3)3 + AsH3 → GaAs + 3CH4.  That is trimethylgallium 
and arsine are combined to create gallium arsenide and methane (the waste gas).  The MOCVD 
that was used for the growths in this experiment was an AIXTRON CCS (close coupled 
showerhead).  Typical growth conditions were approximately 925K, 10,000 Pascals, V/III ratios 
near 50, and growth rates of 1 to 5 µm/hr. 
The overgrowth structure is depicted in Figure 28.  These samples post growth were both 
analyzed with AFM and it was found that the surface quality of the material, as measured by the 
RMS roughness, was largely unaffected by the presence of the NPs beneath the growth.  However, 
as has been stated above, the same sample’s overgrowth PL suffered a significant loss in intensity 






Figure 21 AFM images of surface overgrowth of 30% NP coverage.  The overgrowth structure is shown 







2. Test Structure Characterization 
2.1 Photoluminescence  
Photoluminescence (PL) occurs when an electron and a hole recombine radiatively creating 
a photon which emits in a random direction from the recombination site.  In the case of pure 
semiconductor materials, the energy liberated in this recombination event is equal to the bandgap 
of the semiconductor in question and therefore has a specific wavelength.  The intensity of this 
photoluminescence is proportional to the carrier lifetime and the concentration of excited carriers 
as shown in Equation 2 
 𝐼𝐵 ∝ 𝑛𝑒𝑥
2 𝜏 Equation 2 
 
  In the case of real materials, however, trap states and momenta shifts cause non-radiative 
recombination and wavelength broadening of photons emitted.  PL measurements can be used 
quantitatively to determine the bandgap of a material in question, and semi-quantitatively to 
determine overall crystal quality.  Brighter PL indicates better overall crystal quality while dimmer 
PL indicates poorer overall crystal quality. 
Figure 22 shows photoluminescence in a simple band diagram of a pin structure.  P stands 
for the positive region where holes are prevalent, I is the intrinsic region with no doping, and n is 
the negative region where electrons are prevalent.  When electrons from the conduction band 





Figure 22 Simple band diagram of nip structure.  Photoluminescence occurs when electrons and holes 
recombine releasing energy in the form of light. 
Photoluminescence measurements presented in this thesis were taken primarily between 
two different setups: a single point setup, and a mapper setup.  The single point PL setup consists 
of a MGL-FN-532-500mW 532 nm laser which is potentially directed through Thor labs 
absorptive ND filters, then through a Thor labs focusing lens with a focal length of 150 mm which 
is focused onto a sample placed on a vacuum stage.  The emitted PL is collected through a 
collimating lens, focused by a Thor labs 100 mm focal length lens, sent through a Princeton 
instruments SP2300i spectrometer then measured at an Eelectro-Optical systems S/G-025/020-
TE2-H silicon detector.  The detector is cooled by a PS/TC-1 Electro-Optical systems 
thermoelectric cooler to a temperature of -20ºC.  The PL signal is isolated from ambient light using 
a Standford Research Systems SR830 DSP lock in amplifier that has been set to 151 Hz.   
The PL mapper setup consists of a 532 nm laser similar to the one used in the single point 
setup.  This laser is coupled by an Ocean Optics fiber optic cable to a HORIBA MicOS microscope 




signal is collected back through the same head.  This is then passed through a HORIBA iHR320 
monochromator and finally passed to a HORIBA Symphony II 355542 Si CCD which is cooled 
with liquid nitrogen to a temperature of -132ºC.    
The spot size of each laser for both the single point PL setup and the PL mapper setup were 
measured directly using a Raspberry Pi camera silicon CCD with the lens removed.  An image of 
the PL Mapper laser spot size is shown in Figure 27.  The power of each laser was measured at the 
focal point where samples were being tested and the fluence for each calculated.  The fluence of 









The single point setup had better signal and higher signal to noise ratio (SNR) than the PL 
mapper setup.  Because of this, the single point setup was used to compare the brightness difference 
of samples by being measured in quick succession to ensure equivalent measurement conditions.  
The PL mapper was used primarily to determine how sample quality varied over single samples.   
The effect of various surface preparation techniques on ultimate PL intensity of overgrowth 
structures are shown in Figure 25 and Figure 26.  In each case, GaAs substrates had SiOx 
nanoparticles (NPs) deposited atop them with 3-4% coverage in one case and 30% coverage in 
another.  These two coverages were tested to see how a larger percent coverage of NPs would 
compare with a smaller percent coverage.  These substrates were then submitted to one of the 
following surface preparation procedures: 
 Blow from a N2 air gun 




 5 minute dip in Acetone → 5 minute dip in Isopropanol → 5 minute dip in water 
→ blow dry with N2 
 60 second dip in 1:10 HCl:H2O followed by a 5 minute dip in water and finally a 
blow dry with N2 
Immediately following the surface preparation procedures, the samples were then loaded into an 
MOCVD reactor, along with a control sample with no nanoparticles, and the PL test structure 
shown in Figure 28 was grown atop them with the NP layer existing between the GaAs substrate 
and the 100 nm bottom GaAs layer.  A PL test structure is a structure that is grown with the intent 
of measuring its PL. 
 





Figure 24 PL mapper photoluminescence setup. 
 


























Figure 25 Comparison of varied surface preparation of 30% NP coverage on photoluminescence of 















 H2O -> N2
 1:10 HCl:H2O -> H2O -> N2





















Figure 26 Comparison of varied surface preparation of 3-4% NP coverage on photoluminescence of 
overgrowth structure.  Overgrowth structure shown in Figure 28 
 
  The initial deposition of SiOx nanoparticles, in the case of 30% coverage, significantly 
reduced the intensity of the PL for the resulting overgrowth structures, largely independently of 
the varied surface preparation techniques prior to growth.  However, for the 3-4% initial coverage 
of nanoparticles, overgrowth samples had PL with similar intensities to control samples.  In the 
case of 3-4% NP coverage, the surface preparation technique that yielded the brightest PL was the 
1:10 HCl:H2O with a decrease of PL intensity of ~14%.  Beyond that the N2 blow alone decreased 
the PL intensity by ~32%.  This N2 blow is essentially a baseline as all samples before being 
placed in the MOCVD are subjected to such a blow.  Therefore, the remaining surface preparation 
techniques actually damaged growth quality. 
It is unclear as to why the 1:10 HCl:H2O surface preparation resulted in a brighter PL of 
the overgrowth structure.  It is unlikely that this surface preparation technique removed 




elevated temperatures [17].  AFM images in Figure 20 also reveal that post 1:10 HCl:H2O dip, the 
nanoparticles remain on the GaAs surface. 
 






Figure 28 Overgrowth structure used for photoluminescence surface preparation study.  
Photoluminescence comparison seen in Figure 25 
 A baseline intensity calibration for the PL mapper was performed by scanning an epi-ready 
GaAsP wafer.  This map is shown in Figure 29.  The top left of this figure is a compilation of all 
the spectra taken by the mapper during the scan.  The distance in x and y between scan points is 
0.5mm and the excitation laser was a 532 nm laser.  After the calibration scan was performed it 
was discovered that the peak location for PL of this sample was miscalibrated and redshifted by a 
significant amount from the expected value of 626 nm to a much longer value of 753 nm.  After 
this scan was taken the PL Mapper spectrum was calibrated using a known emission standard of a 





Figure 29 PL Map and statistics for GaAsP epi-ready wafer.  Wavelength discrepancies were calibrated 
using a xenon lamp. 
 
Figure 30 Calibration of PL Mapper Spectrum using a xenon lamp.  The calibration results are shown on 
the left with a comparison spectra shown on the right. 
Figure 31 shows results of a PL map taken for a single junction GaAs solar cell post 
MOCVD growth.  The diagram on the left outlines what growth occurred.  To the right of that is 
a depiction of the orientation of the wafer as it was scanned on the PL mapper stage.  The size of 




uniformity of the brightness of the PL in arbitrary units.  As can be seen, brighter PL occurred near 
the top of the wafer than at the bottom however with little deviation overall of ±15%.  This 
deviation may be due to the sample being loaded in the MOCVD reactor with the bottom flat being 
further from the center of the reactor than the top flat, however, this is not much greater of a 
variation than the baseline PL uniformity seen in Figure 29.   
 
Figure 31 PL Map and statistics for single junction GaAs solar cell post-growth. 
 PL of test structures grown on top of spalled substrates varied widely.  Figure 32 Shows a 
PL map of an External Radiative Efficiency (ERE) test structure that was grown via MOCVD on 
top of a spalled substrate.  The test structure that was grown is shown on the left side of the figure 
and the maps relating to the intensity, peak location, and Full-Width at Half Maximum (FWHM) 
of the sample scan are shown on the right along with the average spectrum.  All the maps in this 




image is the brightness across the wafer and as can be seen, brightest portions are as bright as 
10000 counts whereas dim portions are closer to 100 counts, a difference of 2 orders of magnitude. 
 
Figure 32 PL map of ERE test structure grown on top of a spalled substrate.  The intensity variation is 
significantly more spread than in the case of growth on non-spalled substrates. 
 PL of spalled solar cells which were adhered to 2 inch silicon wafers were mapped using 
the PL mapper to see how their PL compared post spall.   
 The solar cell structure that is depicted in Figure 31 on the left side was sent to Crystal 
Sonic to be spalled.  Crystal Sonic then laser cut two discs out of this 2 inch wafer and removed 
the devices from the substrates of the cut out discs via spalling.  These spalled devices were then 
adhered to a silicon wafer and sent back to RIT along with the remaining pieces of the original 2 
inch wafer without spalling.  PL maps of the spalled discs and remaining pieces that were not 
spalled were taken and presented below in Figure 33 and Figure 34. 
 As can be seen in Figure 33, the distribution of the brightness of the PL increased slightly 




graph in the image shows all the spectra taken during the mapping process and just below that is 
an average of all the maps together.  Interestingly there was a splitting effect that occurred in the 
peak PL for these spalled devices that did not occur for the remaining laser cut pieces that were 
not spalled.  However, as described in 4.3 this splitting behavior vanished for what PL was 
observable for these sample after they were made into solar cells. 
 
 
Figure 33 21R046-2 single junction GaAs solar cell post spall adhered to 2 inch silicon handle wafer. 
Figure 34 shows PL maps of 21R046-2, the solar cell structure pictured in Figure 31, after 
having laser cut out of it two 1” diameter discs as described above.  PL maps of these remaining 
pieces were taken to compare initial PL as shown in Figure 31.  The brightness deviation post laser 
cutting increased slightly from a standard deviation of 15% to 17.2%.  This increase is smaller 











2.3 Scanning Electron Microscopy 
 Scanning Electron Microscopy (SEM) allows fast high-resolution imaging of samples 
beyond the limits of optical microscopy.  SEM was used in this investigation to aid in identifying 
issues related to spalling, etching, and fabrication.  The images presented in this section discuss 
geometry related to spall fractures as well as a cross sectional image of an etch profile.  
Figure 35 shows a cross section analysis of a spalled (100) GaAs substrate.  The ridges that 
can be seen are along the {110} planes of the crystal.  These ridges were typical of the surface of 
GaAs (100) after spalling and ranged in height anywhere from a few microns up to as large as 60 
microns, peak to trough.  The image seen here shows that along this section the depth of the ridges 
was approximately 15 microns peak to trough.  The results of this fracture pattern are known and 
are exhibited in literature done by other researchers[20].  
 





 In an effort to improve the surface of substrates post spall an etch stop was grown beneath 
a buffer layer for the single junction GaAs cell discussed in this thesis.  The etch stop is InGaP and 
can be seen in Figure 31 as the 200 nm layer that is above the nucleation layer and GaAs substrate.  
After spalling the substrate was cleaved into two pieces and etched in two separate chemistries.  
The chemistries used were 3:4:1 H3PO4:H2O2:H2O and 1:1 NH4OH:H2O.  These etch 
chemistries were selected because they will etch GaAs and will not etch InGaP.  In this way the 
remaining GaAs in the buffer layer above the InGaP etch stop could be etched away, and then the 
etch stop could be etched away to reveal a flat GaAs surface beneath.  Unfortunately the spall 
depth for the samples grown in this manner exceeded the depth of the GaAs buffer layer and 
penetrated the InGaP etch stop, resulting in a failure of the etch stop to stop the etching.  A 
schematic of this failure is illustrated in Figure 36 
 
 





Figure 37 SEM cross section of InGaP etch stop plateau exceeded by etching.  The top of the cross 
section is the InGaP and the lower portion is the GaAs.  Spall depth exceeded the etch stop causing the 
InGaP to fail as an etch stop. 
An SEM cross section of the substrate etch described above is shown in Figure 37.  The 
high sections of the cross section are the InGaP plateau that was not spalled through and 
subsequently not etched.  However, due to the spall penetrating the InGaP at sections, the etchant 
created an undercut profile that can be seen in the cross section.  PL maps of the etched substrate 
were taken to gather further evidence for the existence of the InGaP etch stop and can be seen in 
Figure 38.  PL of InGaP emits light near 630 nm.  This can be seen in the left side of the figure.  
The right side of the figure shows where that PL occurred in relation to the sample shown in the 






Figure 38 PL Map of spalled GaAs substrate etch to reveal InGaP etch stop.  Discussion related to this 






2.4 Etch Testing & Profilometry 
 In an attempt to reduce the surface roughness of spalled GaAs substrates, various etches 
were tested.  Figure 39 is an assortment of profilometry images related to samples that were etch 
tested using 80:4:1 HCl:H2O2:H2O, dipped for varying lengths of time.  Four samples were tested: 
a control, a sample etched for 30 seconds, a sample etched for 60 seconds, and a sample etched for 
300 seconds.  The etch rate of the chemistry used was 1.1 µm/minute.  This etchant was selected 
due to its isotropic etch rates in GaAs which was believed to be able to smooth the surfaces prior 
to regrowth [16].  These profilometry images were collected using a Veeco Wyko NT1100 optical 
profiling system.  As can be seen in the images the surfaces of the substrates to begin with had 
significant topology differences from epi ready substrates.   
  The results of this etch testing in an attempt to smooth surfaces prior to regrowth 
are shown in Figure 40.  As can be seen from the error bars in this study, the roughness of each of 
the samples regardless of which step in the process they were in, either pre-etch, post-etch, or post-
regrowth, all had similar roughness that land within the errors of the experiment.  The structure 
that was re-grown atop these substrates using MOCVD is the same structure that is shown in Figure 
19.    Therefore, the 80:4:1 etch that was used in this study was concluded to have no significant 










Figure 40 Comparison of surface roughness for the samples imaged in Figure 39 which were etch tested.  
Due to the wide variation in the error bars for this data, the etching had no measureable effect. 
W14_CS_S1_N0 W21_CS_S1_N0 W21_CS_S1_N1 W21_CS_S1_N2
As Received 5.76 2.09 2.17 0.62
Post Etch 6.95 3.4 2.45 1.04



























Etch rate testing was also performed for two other etchants that were used to etch GaAs 
while not etching InGaP.  The results of these etch rate tests can be seen in Figure 41.  GaAs 
substrates were used in these etch rate tests.  The two chemistries that were tested were 2:1:50 
NH4OH:H2O2:H2O and 3:4:1 H3PO4:H2O2:H2O.  In order to test the GaAs etch rate of each 
chemistry, a GaAs wafer was cleaved into quarters and two of the quarters were coated with 3 
spots of photoresist.  These quarter wafers were then etched each in the two aforementioned 
chemistries for three separate lengths of time in increments of 10 seconds each.  Between each 
etch step of 10 seconds, one photoresist spot was removed with Acetone and Isopropanol and the 
corresponding step height was measured using a Veeco Wyko profilometer.  After etch rate testing 
it was found that the 2:1:50 NH4OH:H2O2:H2O chemistry etched the GaAs at an approximate 
rate of 11.5 nm/s and that the 3:4:1 H3PO4:H2O2:H2O chemistry etched the GaAs at an 
approximate rate of 200 nm/s.  The 3:4:1 etchant was decided upon to be used for the results 











Figure 42 Close up of the results of just the 30 second etch rate tests shown in the figure above. 
 Profilometry of GaAs substrates etched using the 3:4:1 H3PO4:H2O2:H2O to reveal an 
InGaP etch stop were profiled using the Veeco Wyko profilometer.  The results of the profilometer 
measurement are shown in Figure 43.  The top right image in the figure is the profile of the flat 




etched with the top right image showing a subset of the sample as indicated by the red arrow in 
the figure.  The top left image in the figure is the 2d profile in the horizontal direction of the 
profiled section.  The bottom left image in the figure is the 2d profile in the vertical direction of 
the profiled section.  As can be seen by the height variation and the roughness values profiled over 
the section of interest, this portion of the sample is very flat.  The roughness of this section is 
similar to the roughness of epi-ready substrates shown in section 2.1. 
 
 
Figure 43 Veeco Wyko profilometry of spalled GaAs substrate etched to reveal InGaP etch stop.  The etch 





3. Solar Cell Fabrication 
3.1 Solar Cell Design 
 This section outlines how the solar cells made for this study were fabricated.  Solar cells 
made with and without using the sonic wafering process were fabricated to test what effects if 
any the sonic wafering process had on select properties of the cells.  Based on the results of S. 
W. Bedell et al. [20] it was believed that cells fabricated using the sonic wafering method would 
be comparable to cells made without that method.   
 The main solar cell tested in this study was a single-junction (1J) Gallium-Arsenide (GaAs) 
based nip design.  The layer structure is depicted below in Figure 44.  Ignoring the metal layers, 
which will be described later, the top 150 nm of the structure is intended as the contact layer for 
the top conductors which are a metal alloy of germanium, nickel, and gold.  Below that is an InAlP 
window layer.   The n-type emitter is 50 nm of silicon doped GaAs doped to a concentration of 
1.6 × 1018 [
𝑎𝑡𝑜𝑚𝑠
𝑐𝑚3
].  The intrinsic region is 30 nm of GaAs.  The p-type base is 3520 nm of carbon 
doped GaAs.  Beneath the base is a 50 nm InGaP etch stop.  Below that is a layer of 50 nm of 




The next layer is 20𝜇m of GaAs intended as a buffer layer and target depth for spalling.  Beneath 
that is a 200 nm InGaP etch stop followed by a 100 nm GaAs nucleation layer and finally the 
substrate, which is initially 350μm of GaAs.  
 The top two layers of the structure together form the contact layer of the device.  They are 
highly n-doped material doped to 1.62 × 1019 [
𝑎𝑡𝑜𝑚𝑠
𝑐𝑚3
] for the tellurium doped layer and doped to 
3 × 1018 [
𝑎𝑡𝑜𝑚𝑠
𝑐𝑚3




conductors deposited on top of the device.  In turn the conductors deposited are an alloy of 
germanium, nickel, and gold.  These metals were used to form ohmic contacts.   
The InAlP window layer acts as a front surface field which directs charge carriers away 
from the surface.  Charge carriers are more likely to recombine at the surface and dissipate energy 
rather than being collected through an external circuit and able to do work.  The window layer has 
a higher bandgap than the rest of the cell so that lower energy light can pass through and is therefore 
more likely to generate electron-hole pairs near the PN-junction of the cell.  The window layer 
also acts as an etch stop for the GaAs contact layer.  An etch stop is a layer of material that will 
not be etched by the same chemistry used to etch the material above it. 
 Below the InAlP window layer lies the emitter, intrinsic region, and base layers.  These 
layers work together to serve as both the ideal depth for charge carrier generation and to create an 
electric field which separates electrons and holes so they are less likely to recombine and instead 
move to regions where they are majority carriers and can do work in an external circuit.  The 
intrinsic region is inserted between the n type emitter and the p type base to make the region where 
this electric field is larger  
 The 50 nm InGaP layer of the device acts as an etch stop for the 50 nm GaAs contact layer 
beneath it.  The bottom GaAs contact layer is highly p type doped GaAs so that Ohmic contacts 
can be formed there. 
 Beneath the bottom GaAs contact layer there is a 20 𝜇m thick region of GaAs that acts as 
a target depth for acoustic assisted spalling.  This is atypical of a 1J GaAs solar cell and was added 
specifically for these cells to increase the likelihood the spall would not travel outside this region.  
Ideally the spall crack will remain within this region and not deviate to the device layers above, 




inability to recover flat substrate surface which could lead to future high quality growths.  Results 
discussed in section 3.4 of this thesis show that in the given timeframe this goal was not achieved 




Figure 44 Single Junction nip GaAs Solar Cell Design (not to scale).  The 20000 nm layer of GaAs:C is 
intended as a thick buffer layer/spall target for sonic wafering. 
3.2 Mask Design 
The mask set was designed with a top-top mesa fabrication method in mind.  Top-top 
means the contacts made across the diode are both formed on the top side of the wafer.  This design 
was necessary as the spalled devices were adhered to a silicon handle wafer with a non-conductive 
adhesive so contacts could not be made to the back.  Mesa refers to the shape of the active region 




to a geological mesa.  This defines the area where current flows so current density can be easily 
determined.  The top of the mesa is associated with the layers of the structure shown in Figure 44 




] layer in the same figure.  The 550 nm layer of metal atop this 50 nm layer of GaAs 
will be referred to as the bottom metal.  The gap between the mesa and the bottom metal will be 
referred to as the etch trench.  
The mask set that was used to fabricate devices for this project is depicted in Figure 45.  
The total size of the mask set is 4 by 4 inches square and consists of a grid of 10 by 10 reticles that 
are repeated in a grid pattern which fills this space.  Each reticle is approximately 1 by 1 centimeter 
in size.  Each of the reticles contain 3 sizes of solar cells, QE (Quantum Efficiency) pads, TLM 
pads, alignment marks, and labels.    The reticle is shown in Figure 46.  This design choice was 
made since the spalled structures shown in Figure 47 were non-contiguous, intermittent, and 
covered a small area.  In this way, the likelihood of fabrication of a working device is increased.  
The devices in the mask set were made to be small enough to fit within the good spalled area while 
still being large enough that manual testing was possible.   The test devices themselves were each 
adhered to a 2 inch diameter silicon wafer for ease of handling seen in the images. 
On the mask set, the blue lines indicate the first mask in the set which was a dark field 
mask.  A dark field mask is used to expose the regions defined within the lines.  The green and red 
lines indicate the second and third masks respectively; both of which are clear field masks.  A clear 
field mask is used to expose the regions defined outside of the lines.  A depiction of the difference 
between dark and clear field masks is shown in Figure 49.  The first mask is the top contact mask, 




  The largest solar cells have an active area mesa of 2 by 2 millimeters defined by the area 
inside the green boxes.  Each reticle contains 4 of these cells.  The top metal for these cells, defined 
by the interior of the blue lines in the mask set, consists of six grid fingers which run perpendicular 
to a central busbar, the end of which is attached a contact pad of size 250 by 150 µm.  Contact 
pads for all devices are of this size.  The grid fingers and the busbar are each 8 µm wide. This 
layout was used to decrease the distance charge carriers need to travel through the bulk material 
before being collected at one of the contacts while minimizing power losses due to shadowing.  
This design was optimized using Python code written by Dr. Steven J. Polly who adapted it from 
Visual Basic code written by David Scheiman.  The equations used for the optimization were taken 
from SOLAR CELLS Operating Principles, Technology, and System Applications by Martin A. 
Green, Prentice Hall 1982, ISBN 0-13-822270-3 pages 153-161. 
 The medium sized solar cells have an active area of 1 by 1 millimeter with a contact pad 
in the bottom left region of the active area.  Each reticle contains 18 of these medium sized cells.  
Metal contacts in the shape of a square with a width of 8 µm are centered in this active area.  The 
smallest solar cells have an active area of 500 by 500 µm or 0.5 by 0.5 millimeters and the only 
top contact they have is the 250 by 150 µm contact pad. 
 The etch trench is the area enclosed between the red and green boxes on the mask set 
design.  The purpose of the etch trench is to separate the bottom metal contacts from the rest of the 
device to avoid short circuiting it and subsequently hindering its ability to produce power.  For all 
devices, with exception of the TLM pads, the width of this area was 100 µm.  For the TLM pads 
the width of this area was 20 µm.  This size was chosen to be large enough to allow for slight 




able to travel from the base of the mesa through the bottom contacts.  The area outside of the etch 
trench is the bottom metal contact which is shared between all the devices on the entire mask set.     
   
 
 







Figure 46 1 by 1 centimeter reticle used in mask set design.  Containing 3 sizes of solar cells, QE pads, 
TLM pads, labels, and alignment marks.  Area inside blue are top contacts, inside green are active mesas, 





Figure 47 Images of Structures Post Fabrication.  All structures with exception of the top right are each 
spalled samples adhered to a 2 inch diameter round silicon wafer for ease of handling.  Top Left: 





Figure 48 Optical image of 2x2 mm cell (left) and 0.5x0.5 mm cell (right).  Etch trench can be seen as the 
lighter area between the outer gold area and the darker inner active mesa area.  Busbar runs vertically 






Figure 49 Difference between dark and clear field masks.  The top picture shows the mask design.  The 
middle picture shows how that design looks on a clear field mask.  The bottom picture shows how that 
design looks on a dark field mask.  Taken from the SMFL Website [14] 
3.3 Fabrication Process 
 All processes related to fabrication for the devices shown in Figure 47 were carried out in 
the Semiconductor and Microsystems Fabrication Laboratory (SMFL) located on the Rochester 




repeated for each feature and several unique steps after these 4 steps.  The 4 steps followed by 
unique process steps are outlined below: 
1. Sample Clean   
2. Resist Coat 
3. Expose Resist 
4. Develop Resist 
5. Unique Process Steps 
The devices tested in this study were fabricated using the following procedure: 
 
Sample Clean: 
The samples were first immersed in C3H6O (Acetone) for 2 minutes and then in C3H8O 
(Isopropanol) for 2 minutes, after which they were blown dry with a N2 (Nitrogen) air gun.  To 
ensure that the solvents were entirely removed from the samples, they were then placed on a hot 
plate at a temperature of 115ºC for 1 minute. 
 
Resist Coat: 
The samples are now coated with a lift-off resist (LOR).  LOR is designed to create 
undercut features which will separate the top contact layer from the rest of the sample to be 
removed in a later step.  LOR is non-photoactive and will be unaffected during the exposure phase 
of processing.  A depiction of the process can be seen in Figure 50.  LOR 7A was the particular 
LOR that was used for these samples.  It was applied to the samples in a 3-step spin cycle the first 
step being 500 RPM for 10 seconds the next step being 3000 RPM for 40 seconds and the final 




of the resist coating thickness as a function of spin speed for various LORs including LOR 7A is 
shown in Figure 52.  After the samples were coated with LOR they were then placed on a hotplate 
at a temperature of 180ºC for 6 minutes to be soft-baked.  Soft baking the resist dries it and ensures 
consistent development times and undercut rates.  After the LOR is spin coated and soft-baked, 
the photoresist is applied using the same spin coating method as for the LOR.  The photoresist that 
was used in this study is AZ1512, a positive photoresist that when exposed to UV light becomes 
soluble in a suitable photoresist developer while those portions of the resist that were not exposed 
remain undissolved.  After spin coating of the photoresist it is also soft-baked on a hot plate at a 
temperature of 90ºC for 1 minute. 
 





Figure 51 Entire fabrication process for the "top-top" contact solar cells fabricated for this study. 
 





 Before the photoresist is exposed, the intensity of the UV lamp used to expose the resist is 
measured for more accurate dosage.  The lamp and aligner used were the SUSS MicroTec MJB4 
Mask Aligner  with 350 W Hg UV lamp.  According to a dose to clear matrix, which was carried 
out by student researchers in the SMFL, an appropriate exposure dose for AZ1512, which has been 
applied following the procedures outlined above, is 320 [mJ/cm2].  The power of the i-line (365 
nm) and g-line (436 nm) of the lamp is measured and summed to determine the proper dosage.  
Afterwards the appropriate mask is inserted between the UV lamp and the sample to be exposed 
and the sample is exposed.  After exposure, the samples are again placed on a hotplate at a 













 Development of the resist bi-layer (the stack of the LOR and the photoresist) is 
accomplished using MICROPOSIT MF CD-26 DEVELOPER.  During the dose to clear matrix 
testing mentioned in the Expose Resist: section above, it was determined that an appropriate 
development time for this resist bi-layer is 110 seconds.  Each sample is developed individually in 
a beaker of CD-26 for this length of time using a dipping motion after which they are rinsed, blown 
dry using a nitrogen gun, and inspected using an optical microscope.  The goal of the inspection is 
to ensure good coverage and clean removal of the exposed portions of the photoresist and LOR bi-
layer.  After inspection, confirming these steps completed successfully including observation of 
the undercut profile via optical microscopy, the samples are ready for a set of unique processing 
steps. 
 
Unique Steps #1 (Top Contact): 
 The samples are now placed in a 1:10 (H2O:HCl) solution for 1 minute to etch any oxide 
layer that may have formed.  Afterwards they are loaded into a Kurt J. Lesker PVD-75 physical 
vapor deposition chamber and placed under vacuum.  Inside the chamber at the bottom there are 3 
crucibles which are loaded with various metals to be evaporated on the samples.  The metals used 
for this top contact were gold, germanium, and nickel.  The samples to be coated are placed on a 
rotating platen that is suspended above the crucibles and a shutter is placed between them.  While 
under vacuum, current is run through the crucibles to melt and evaporate the contained metals and 
the shutter is opened to expose the samples and deposit the metal.  A Quartz Crystal Microbalance 




Derivative) controller is used to adjust the deposition rate when necessary.  For the top contacts, 
the metals were deposited in the following order: 
1. Ge: 25nm 
2. Au: 50nm 
3. Ni: 35nm 
4. Au: 500nm 
Values mentioned here are nominal and actual values for thicknesses are contained in 3.4 
Fabrication Process Results.  These metals and thicknesses were chosen to form ohmic contacts 
with the n type layers beneath and to ensure enough thickness to promote conduction and cause 
probing of the sample to not penetrate this layer.  After deposition, the chamber is vented, and the 
samples removed.  The samples are then submerged in 1-Methyl-2-pyrrolidinone (NMP) for a 
duration of two hours to overnight to dissolve the LOR and remove metal that is not part of the top 
contacts.  After it is removed the samples are then placed in a fresh beaker of NMP for two minutes 
followed by a clean beaker of Isopropanol for two minutes and then blown dry with a nitrogen 
gun.  After this samples are placed in a solution of 1:1:10 (H3PO4: H2O2:H2O) for 15 seconds to 
etch the contact layers and expose the window layer, InAlP, which does not etch in this solution. 
 
Unique Steps #2 (Mesa Etch): 
 The mesa etch is the process via which the mesa trench is formed.  Prior to this unique set 
of processing steps, the first 4 steps explained above are executed with exception of the steps 
relating to the LOR, which is unnecessary to apply for this part of the process.   First the InAlP 
window layer is etched using concentrated HCl.  The samples are each submerged for 5 seconds 




any remaining HCl and then blown dry with a nitrogen gun.  The samples are then submerged in 
a solution of 3:4:1 (H3PO4:H2O2:H2O) for a duration of 24 seconds to remove the GaAs nip 
structure down to the InGaP etch stop.  After this, the etch depth is measured using a P2 Tencor 
Profilometer.  If the desired depth of 3600 nm is not reached, the samples are again placed in the 
3:4:1 solution for 5 seconds or less for further etching.  This back and forth of etching and checking 
etch depth is repeated until the proper depth is reached.  Once the GaAs nip is completely etched 
away, the samples are again placed in concentrated HCl to remove the InGaP etch stop to reveal 
the 50 nm GaAs back contact layer.  The samples are then rinsed with DI water and blown dry 
with nitrogen.  Afterwards the photoresist is stripped using Isopropanol and Acetone.  The samples 
are submerged in Acetone for 2 minutes, then Isopropanol for 2 minutes, then rinsed with DI water, 
then finally blown dry with Nitrogen.  The mesa etch is now complete. 
 
Unique Steps #3 (Bottom Contact): 
 The bottom contact process steps are identical to the top contact process steps with the 
following exceptions: 
a) The back contact metals use zinc and gold instead of germanium, gold, and nickel, and are 
deposited using a NANO 38 physical vapor deposition chamber.  Again, these metals and 
thicknesses were chosen to form ohmic contacts and to promote conduction and prevent 
penetration from probing.  The order and nominal amounts for the deposition are as 
follows: 
1. Au: 20nm 
2. Zn: 20nm 




b) The etch using 1:1:10 (H3PO4: H2O2:H2O) for 15 seconds is omitted as there is no need 
for a contact etch for the back contacts. 
3.4 Fabrication Process Results 
 During fabrication, the mesa etch of the spalled samples was inconsistent and only portions 
of the surface were etched the total depth.  Close visual inspection of Figure 47 reveals this 
incomplete etch as a hazy surface seen around the edges of the spalled GaAs layers.  Near the 
center of these same layers, the specular appearance is areas of the sample where the etch reached 
the full depth.  During Light IV testing it was found that solar cells that exist in areas of the wafer 
where the mesa etch did not complete, i.e. hazy areas, performed poorly compared to solar cells 
that exist in areas of the wafer where the mesa etch reached the full depth.  This is likely due to a 
combination of factors which may include partial shorting of the diodes in these areas leading to 
low shunt resistances and/or potentially due to low doping in the regions above the bottom contact 
layer, resulting in the poor formation of ohmic contacts which ultimately increase series resistance.  
This issue of an incomplete mesa etch was not observed on the control sample, 21R046-2 as seen 
in the top right picture in Figure 47. 
 The back metal layer for the control sample was unable to be lifted off. Another control 
sample, taken from the same growth and substrate as the previous control sample and spalled 
samples, was ultimately fabricated and tested.  The sample which failed to have the back metal lift 
off was imaged using SEM to give insight as to why this lift-off process may have failed.  SEM 
images of the mesa for this sample are in Figure 55.  The bottom image is a zoomed out image of 
the entire mesa structure.  The top left image shows the top of the mesa.  The metal contact layer 
in this image can be seen in contrast to the GaAs contact layer below with the metal contact layer 




of the mesa.  In this image there is no separation between the back metal and the base of the mesa, 
suggesting that the back metal may have fused to the base of the mesa during deposition.  
Suspecting this to be the case, another control sample was fabricated using the process steps as 
outlined in 3.3 Fabrication Process with slight modification.  An additional layer of LOR was spin 
coated and soft-baked during the resist coat process step prior to evaporation of the bottom metal 
contact layer.  To compensate for the increased thickness of the LOR, the development time for 
this resist was increased by 60 seconds for a total development time of 170 seconds.  This time lift 
off was successful.  The successfully fabricated control sample can be seen in the top right corner 
of Figure 47.  
 















4. Solar Cell Characterization 
4.1 Light IV 
 Light IV measurements of the solar cells fabricated after the process described above was 
taken to see how cells fabricated from sonic wafering spalled samples compare with cells 
fabricated from non-sonic wafering spalled samples.  These solar cells were tested under an AM 
(Air Mass) 1.5 spectrum.  This is the standard spectrum for testing solar cells for use in a terrestrial 
application and represents the sun’s spectrum at the earth when the sun is 48.19º down from 
vertical.   
Light IV is a method used to determine basic properties about a solar cell relating to its 
operation including efficiency, fill factor (FF), voltage at open circuit (Voc), and current at short 
circuit (Isc).  The current at short circuit is how much current the solar cell produces through a low 
resistance (ideally zero resistance) circuit formed across its junction.  The voltage at open circuit 
is what voltage a solar cell produces through a high resistance (ideally infinite resistance) circuit 
formed across its junction.  Because the solar cell is imperfect and has internal resistances, 
capacitances, inductions, etc. the actual power it produces is the product of its voltage and current 
at its max power point, a value that is lower than either the Voc or the Isc.  The percent difference 
from this ideal is known as the fill factor and is shown in Equation 3. 




 Equation 3 
 
The efficiency of the solar cell is then the product of the fill factor with the Voc and the Isc all 




power incident on it.  This incident power is obtained by integrating the AM 1.5 spectrum for all 
wavelengths of light. 
 
 𝜂 =
𝑉𝑜𝑐 × 𝐼𝑠𝑐 × 𝐹𝐹
𝑃𝑖𝑛




Figure 56 Example of an IV curve taken from pveducation.org.  Important values related to solar cell 
performace discussed above are also shown. 
These imperfections in the solar cell are often modeled using one of two models: a single 
diode model with varied ideality factor or a double diode model with two constant ideality factors 
of 1 and 2.  An ideal diode is modeled by Equation 5 where IL is the light generated current, I0 is 
the dark saturation current, a value related to how much recombination is occurring in the device, 




 𝐼 = 𝐼𝐿 − 𝐼0(exp
𝑞𝑉
𝑘𝑇
− 1)  Equation 5 
Real diodes however have imperfections that can be modeled as a combination of either a 
non-ideality factor, 2 diodes, and/or resistances.  For a single diode model the inclusion of 
resistance and an ideality factor is shown in Equation 6 where the inclusion of n is the non-ideality 
factor (usually between 1 and 2) Rs is the series resistance of the diode and Rsh is the shunt 
resistance.  A schematic of this model is shown in Figure 57. 
 𝐼 = 𝐼𝐿 − 𝐼0 (exp
𝑞
𝑛𝑘𝑇
(𝑉 + 𝐼𝑅𝑠) − 1) −
𝑉 + 𝐼𝑅𝑠
𝑅𝑠ℎ
  Equation 6 
 
 
Figure 57 1-diode model of a solar cell with included series resistance and shunt resistance. 
 The RIT test setup for solar irradiance consists of two lamps, an Hydrargyrum medium-arc 
iodide (HMI) lamp and a quartz-tungsten halogen (QTH) bulb.  Both lamps work in tandem to 
produce the solar spectrum seen in Figure 59.  The HMI lamp is used to simulate the visible and 
ultraviolet part of the spectrum and the QTH lamp provides the infrared (IR) portion of the 
spectrum.  A filter insert is used to simulate the dips in the spectrum that are present in the AM1.5 
spectrum.  Calibration solar cells that were provided by NASA Glenn Research Center are used to 
calibrate the output intensities of each of the lamps prior to testing.  An InGaP calibration solar 
cell is used to calibrate the HMI lamp and a separate GaAs solar cell is used to calibrate the QTH 
lamp.  Each cell is placed individually in the test sample site on a brass chuck that is cooled with 




for each solar cell.  The output of each lamp is set accordingly to produce a current which agrees 
with the calibration standard to less than 2% error.  After the lamp intensities are calibrated, leading 
to an output power near 1000 W/cm2, samples may be tested. 
 
Figure 58 Left:  RIT Solar simulator. Right:  A solar cell being probed in the solar simulator. 
 
Figure 59 Comparison of ASTM AM1.5 with that of RIT solar simulator AM1.5 spectrum. 
Light IV measurements of the solar cells fabricated as described in the above section were 




the solar cell simulator at RIT.  The results presented in this figure are not corrected for shadowing 
of the contacts of the cell areas. The shadowing for the spalled cells was greater than for the upright 
cells because the spalled cells that performed well were smaller than the upright cells that 
performed well.  This is likely because the spalled cells were fabricated on sparse, intermittent 
material to begin with, increasing the likelihood of defects in larger cells. 
Data for the four best solar cells, 2 spalled and 2 control, are presented here.  The spalled 
solar cells measured here were 0.5x0.5 mm in size and had contact pads with a size of 0.25x0.15 
mm.  The shadowing percentage for these cells is then 15% which would boost the Jsc of each of 
these cells by 15% causing their resultant Jsc to be 21.28mA/cm2 for C1 and 22.80 mA/cm2 for 
C2.  This would result in an increase of their respective efficiencies to 16.01% and 16.71%.   
Shadowing correction for the upright cells includes 7 grid fingers of 8 m width and 1677 
m in length along with a contact pad of 0.25x0.15mm.  The total area of each of the grid fingers 
combined including the contact pad is 0.131mm2.  The grid fingers intersect at 5 locations and the 
contact pad covers the last intersection.  This area was double counted and must be removed.  After 
removal of this extra area, we are left with a shadowed area of 0.128mm2.  The total active area of 
the cell initially was 4mm2.  This shadowing percentage is then 3.2%;  significantly less than the 
smaller spalled cells.  Applying this correction, we get a Jsc for 21R046-2 R5C4 D8 of 21.91 
mA/cm2 and for 21R046-2 R5C4 D7 we get a Jsc of 21.98 mA/cm2.  These Jsc were very similar 
between the spalled and control devices with a percent difference in their averages of less than 
0.5%.  The efficiencies of each would then also increase to 15.91% and 16.59% respectively.  Thus 






Figure 60 Comparison of light IV for best spalled cells and best non-spalled cells (control).  The 
measurements seen here have been corrected for shadowing. 
 
The solar cells tested in this study were not coated with an anti-reflection coating.  Use of 
this coating would lead to further improvements in Jsc leading to higher efficiencies.  Figure 61 
shows light IV for a baseline GaAs solar cell.  The Jsc, Voc, and efficiency are all higher than for 
the control or spalled cells in this study.  Greater Jsc occurred due to an anti-reflection coating.  
This greater Voc is typical for GaAs solar cells whereas the values for Voc measured for the 
spalled and control cells is lower than typical with the spalled being ~4% lower than the control 





Figure 61 Light IV of a 1x1 cm GaAs upright cell for comparison in this study.  This cell had an ARC 
which lead to an increase in Jsc and efficiency. 
4.2 Quantum Efficiency 
 Quantum efficiency (QE) is a measurement of what percentage of photons incident on a 
diode create electrons that can be collected in an external circuit.  It differs from the total efficiency 
in that it is a measurement of a spectral response curve.  In other words, it depends on the 
wavelength of the light incident.  Measurements of this type are typically separated into two 
categories: internal quantum efficiency (IQE) and external quantum efficiency (EQE).  External 
quantum efficiency is a raw measurement of power produced by the diode or solar cell divided by 
the input power of the light incident on it.  Internal quantum efficiency excludes power from 
photons that are either reflected or transmitted through the cell, hence only photons that are internal 
are counted.  In the below equations 𝐹(𝜆) is the incident light flux as a function of the wavelength, 











𝑞𝐴(1 − 𝑠)(1 − 𝑅(𝜆))𝐹(𝜆)
  Equation 8 
 
RIT’s quantum efficiency measurement setup is depicted in Figure 62.  It consists of a 
broadband light source tungsten bulb the light of which is passed through a diffraction grating 
(Oriel Cornerstone 130 1/8 m Monochromator) which allows a 2 nm wavelength resolution.  This 
light is then passed through a mechanical chopper (Newport 74010 Motorized Filter Wheel) which 
is connected to a Standford Research Systems SR830 DSP lock-in amplifier to isolate the signal 
from this lamp.  This light is then passed through a beam splitter where light is diverted to a sample 
stage below and to a detector beyond and above.  The two detectors work in tandem to determine 
how much light is seen by the sample on the sample stage as well as how much light is reflected.  
These measurements are then logged and the output values are normalized according to a 
calibration curve. 
 
Figure 62 RIT QE measurement setup. 
 External quantum efficiency measurements of both the control and spalled sample single 
junction GaAs solar cells are presented in Figure 63.  As can be seen the external quantum 




the EQE of the non-spalled sample is slightly higher than the spalled sample near the higher energy 
wavelengths.  EQE beyond approximately 525 nm out to the band edge near 875 nm is nearly 
identical for the cells tested indicating similar performance in the base. 
 
Figure 63 External quantum efficiency of spalled vs non-spalled solar cells 
 Internal quantum efficiency measurements of the same samples measured above were 
taken as well.  These measurements are presented in Figure 64.  In the case of the IQE 
measurements for these same samples the spalled cell has a slightly higher IQE than that of the 




































control sample.  This larger IQE corresponds to the higher measured reflectance of the spalled 
sample with similar EQE measurements.   
 
Figure 64 Comparison of IQE and reflectance for spalled vs non-spalled cells. 
 Another quantity closely related to the quantum efficiency is known as the spectral 
responsivity.  Whereas the quantum efficiency is the amount of photons that are converted into 
electrons, the spectral responsivity is a measure of how the energy of each photon is converted into 
electrical energy.  Because of this, the spectral response of higher than the bandgap energy photons 
will be lower than the spectral response of photons near the bandgap.  The relation of the spectral 
responsivity to the quantum efficiency is shown in Equation 9.  Integration of the spectral response 
with respect to the spectrum of interest can be used to calculate the theoretical short circuit current 




𝐴(1 − 𝑠)(1 − 𝑅(𝜆))𝐹(𝜆)ℎ𝑐/𝜆
 Equation 9 
 


















































 Figure 65 shows the spectral response curves for both W38_CS_S1a_N0, a spalled solar 
cell sample, and 21R046-2, the control for this experiment.  As can be seen from the graph the 
spectral responsivity of both devices is very similar with only a slightly smaller response for the 
spalled device in the shorter wavelength region of the graph.  Integration of these spectral response 
curves over the spectrum output by the QTH measurement lamp used for the measurements yield 
theoretical short circuit current densities for each of these devices of 21.89 mA/cm2 for the spalled 
device and 21.93 mA/cm2 for the control device.  These are very similar to the measured values 
for solar cells presented in section 4.1. 
 


























Figure 66 Comparison of Jsc for control and spalled devices measured on the light IV setup, after 
shadow correction, and from integration of SR curve. 
4.3 Photoluminescence 
Photoluminescence of the solar cells post fabrication was taken again to see how processes 
related to fabrication may have affected these quantities.  Figure 67 shows a PL map of one of the 
spalled samples post-fabrication.  The top left graph in the figure is a compilation of all the spectra 
in one chart.  The bottom left spectrum is an average of all the scans.  It can be seen in this average 
that the peak splitting behavior that was observed for these spalled samples prior to spalling has 
vanished where PL is brightest.  The top center image is a map of the brightness of the PL for the 
sample, corresponding to the locations that can be seen in the physical image of the sample shown 
in the bottom right corner of the image.  The brightness graph is on a log scale, so the bright 
portions shown in red are approximately 10 times brighter than the green and yellow portions.   
These bright portions of the graph occur in the etch trenches of the sample.  These are areas 
of the sample where the top layers have been etched away and the bottom GaAs contact layer is 






Figure 67 PL Map of W37a_CS_S1_N0, a spalled sample, post fabrication.  The brightest PL is in the 
etch trenches on the sample and the wavelength splitting effect observed pre-fabrication is notably 
absent. 
 Bright portions of each of the samples were analyzed on the single point PL setup to 
determine brightness variation between samples and if any peak shifting had occurred due to 
spalling.  Figure 68 shows the result of this single point PL measurement.  The intensity variation 
between all samples is approximately 10% and the peak shift is less than 1 nm.  This indicates that 
the bright PL for all these samples were of similar quality and likely have no residual strain which 
can cause PL peak shifting.  These measurements were taken at a single point in a bright spot in 






Figure 68 Single point PL for solar cells post fabrication. 
 
Figure 69 Electroluminescence measurement of best cells.  control samples in center of graph with 
spalled samples as high and low peaks.  All samples measured under constant current of 2.5 mA. 
4.4 High Resolution X-Ray Diffraction (HRXRD) 
 High resolution x-ray diffraction of the control sample and one of the spalled samples was 
taken for comparison.  Figure 70 contains two graphs of omega-2theta scans of HRXRD data  and 















































a table of peak parameters for both the control sample and a sonic wafered sample.  These scans 
were taken using a D8 Discover Bruker AXS HRXRD machine. 
 Both scans contain the expected GaAs Bragg peak near 66.05º as well as another peak to 
the left of each Bragg peak, indicating that it is compressively strained.  This peak is likely the 
InGaP etch stop layer.  From these scans we can see that the GaAs Bragg peak for the spalled 
sample is significantly broader than the GaAs Bragg peak for the control sample.  The FWHM for 
the control GaAs peak was 0.04º and for the spalled peak it was 0.24º, an increase of 6x.  For 
comparison, the FWHM for a GaAs substrate measured using an HRXRD rocking curve is 
approximately 0.0055º [40].  This is likely due to defects introduced into the sample during the 
spalling process which may include but not be limited to increased mosaicity, dislocations, and 
curvature [40].  The location of the layer peak to the left of the Bragg peak in the case of the spalled 
sample is also closer to the Bragg peak than the same peak is in the control sample.  This is likely 
due to slight differences in ternary composition increasing lattice mismatch for samples but could 
also be due to increased relaxation in the spalled sample associated with spalling. 
 
Figure 70 HRXRD of the control sample single junction GaAs solar cell below.  The spalled solar cell 






5. Conclusions and Future Work 
5.1 Overview 
 In conclusion the effect of nanoparticles and sonic wafering technology on the key 
parameters for III-V materials, primarily GaAs, has been discussed here.  Measurements of 
photoluminescence, SEM, AFM, XRD, Light IV, Quantum Efficiency, and profilometry were 
presented and discussed.  The fabrication process for solar cells tested in this study was 
explained.  A summary of quantitative effects are summarized in the following sections. 
5.2 Spalling Effect on Parameter Measurements 
 The solar cells that were fabricated in this study after spalling performed similarly well to 
control samples with a standard deviation for efficiency between control and spalled cells being 
less than 0.5% and the standard deviation for Jsc between spalled and control cells being 2%.  The 
yield from the spalling process was much lower than the yield for the control sample.  There was 
a much larger percent of surface area that contained useable devices on the control sample when 
compared to the spalled samples.  In the case of test structures that were spalled when compared 
with their non-spalled counterparts, PL uniformity post spall decreased from 15% to between 21.4 
to 63.3% standard deviation.  Due to the large height variation of samples post spall, AFM analysis 
of these samples was impossible.  However, profilometry and SEM analysis revealed that there is 
significant room for improvement of surface roughness aiding regrowth potential.  Roughness of 
spalled samples measured by optical profilometry was on order of 1 to 7 µm RMS whereas un-




5.3 Nanoparticle Effects 
Large percent surface coverage of SiOx NPs lead to a significant decrease in test structure 
photoluminescence intensity.  The effect on surface quality of overgrowth however was negligible.  
Low coverage of NPs lead to small decreases in test structure PL intensity with unknown effects 
on spallability.  Once a relationship between NP coverage as a predictor for spall depth is 
established an optimization for the coverage of NPs which yield acceptable device quality along 
with repeatable low roughness spalls can be determined. 
5.4Re-Growth Potential 
Photoluminescence measurements of PL test structures regrown atop spalled substrates 
with no prior surface treatment yielded material with non-uniform PL with few discontinuous 
patches of comparatively bright PL.  The inclusion of an etch stop beneath a buffer layer as a 
method for reducing the need for surface treatment prior to regrowth showed promising results.  
Roughness measurements of the patches of etch stop which remained unspalled were very low, on 
the same order as that of epi-ready wafers approximately 0.5 to 2 nm RMS.  By either increasing 
the accuracy of the spall to reduce its height variation or by increasing the thickness of a buffer 
layer, a complete etch stop layer may be achieved allowing for indefinite regrowth potential on a 
nearly epi-ready substrate. 
5.5 <110> Offcut Testing 
 Not explored in this investigation is the potential of using (110) offcut GaAs wafers as epi-
ready substrates.  Investigations of other researchers have shown that the faceting effect that is 
observed in (100) offcut GaAs wafers is notably absent in (110) offcut GaAs.  Figure 71 illustrates 




substrate could potentially drastically reduce the need for surface preparation prior to re-growth.  
Testing of devices grown in this system would be useful to determine if this is a viable method to 
improve spall quality while still maintaining device and material quality. 
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